EE 330 Lecture 18

- P-channel Modeling
- Relationship Between Switch-Level and Higher Level Models
- CMOS Process Flow

Fall 2024 Exam Schedule

Exam 1 Friday Sept 27 Exam 2 Friday October 25 Exam 3 Friday Nov 22 Final Exam Monday Dec 16 12:00 - 2:00 PM

Prelab Announcement

A Pre-Lab for Lab 7 has been posted on the class WEB site

Graphical Representation of MOS Model

 $I_{\rm G} = I_{\rm B} = 0$

Parabola separated triode and saturation regions and corresponds to $V_{DS}=V_{GS}-V_{TH}$

Model Extension Summary

Model Parameters : $\{\mu, C_{OX}, V_{TH0}, \phi, \gamma, \lambda\}$

Design Parameters : {W,L} but only one degree of freedom W/L

Operation Regions by Applications Review from last lecture

Most analog circuits operate in the saturation region

(basic VVR operates in triode and is an exception)

Most digital circuits operate in triode and cutoff regions and switch between these two with Boolean inputs

BSIM model

Note this model has 95 model parameters !

Review from last lecture Model Errors with Different W/L Values

Binning models can improve model accuracy

BSIM Binning Model

- Bin on device sizes

- multiple BSIM models !

With 32 bins, this model has 3040 model parameters !

 λ

Review from last lecture Model Changes with Process Variations

(n-ch characteristics shown)

Corner models can improve model accuracy

Review from last lecture BSIM Corner Models with Binning

- Often 4 corners in addition to nominal TT, FF, FS, SF, and SS

- bin on device sizes

With 32 size bins and 4 corners, this model has 15,200 model parameters !

 λ

Corner Models

Applicable at any level in model hierarchy (same model, different parameters) Often 4 corners (FF, FS, SF, SS) used but sometimes many more

Designers must provide enough robustness so good yield at all corners

Review from last lecture archical Model Comparisons

The Modeling Challenge

 $\mathsf{I}_{\mathsf{D}} = \mathsf{f}_{\mathsf{1}}(\mathsf{V}_{\mathsf{GS}}, \mathsf{V}_{\mathsf{DS}})$ $\mathsf{I}_{\mathsf{G}} = \mathsf{f}_{\mathsf{2}}\left(\mathsf{V}_{\mathsf{GS}}, \mathsf{V}_{\mathsf{DS}}\right)$ $\mathsf{I}_\textsf{B} = \mathsf{f}_3\left(\mathsf{V}_{\textsf{GS}}, \mathsf{V}_{\textsf{DS}}\right)$

Difficult to obtain analytical functions that accurately fit actual devices over bias, size, and process variations

How many models of the MOSFET do we have?

Switch-level model (2)

Square-law model

Square-law model (with λ and bulk additions)

α-law model (with λ and bulk additions)

BSIM model

BSIM model (with binning extensions)

BSIM model (with binning extensions and process corners)

Model Status

Relationship between N-channel and P-channel models

Basic models for n-channel and p-channel models are the same

Major difference is in values for model parameters and direction of electrical port variables

Positive V_{DS} and V_{GS} cause a positive I_D

Functional form of models are the same, just sign differences and some

- Actually should use C_{OXp} and C_{OXn} but they are usually almost identical in most processes
- May choose to model $-I_D$ which will be non-

These look like those for the n-channel device but with $| \ |$

 $I_{\rm s} = I_{\rm s} = 0$

Determine R_{SW} and C_{GS} in the switch-level model for an n-channel MOSFET from square-law model in a CMOS process if L=1u, W=1u

(Assume μ_nC_{OX}=100μAV⁻², C_{OX}=2.5fFu⁻²,V_{T0}=1V, V_{DD}=3.5V, V_{ss}=0)

$$
I_{_{D}} = \begin{cases} 0 & V_{_{GS}} \leq V_{_{\tau}} \\ \mu C_{_{OX}} \frac{W}{L} \left(V_{_{GS}} - V_{_{\tau}} - \frac{V_{_{DS}}}{2} \right) V_{_{DS}} & V_{_{GS}} \geq V_{_{\tau}} & V_{_{DS}} < V_{_{GS}} - V_{_{\tau}} \\ \mu C_{_{OX}} \frac{W}{2L} \left(V_{_{GS}} - V_{_{\tau}} \right)^{2} & V_{_{GS}} \geq V_{_{\tau}} & V_{_{DS}} \geq V_{_{\tau}} & V_{_{DS}} \geq V_{_{GS}} - V_{_{\tau}} \end{cases}
$$

when SW is on, operation is "deep" triode

Model Relationships

(Assume $\mu_{n}C_{OX}$ =100μAV⁻², C_{OX}=2.5fFu⁻²,V_{T0}=1V, V_{DD}=3.5V, V_{SS}=0) Determine R_{SW} and C_{GS} for an n-channel MOSFET from square-law model in a CMOS process if L=1u, W=1u

When on operating in deep triode

$$
I_{D} = \mu C_{ox} \frac{W}{L} \left(V_{cs} - V_{\tau} - \frac{V_{DS}}{2} \right) V_{DS} \approx \mu C_{ox} \frac{W}{L} (V_{cs} - V_{\tau}) V_{DS}
$$
\n
$$
R_{so} = \frac{V_{DS}}{I_{D}} \bigg|_{V_{cs} = V_{DD}} = \frac{1}{\mu C_{ox} \frac{W}{L} (V_{cs} - V_{\tau})} \bigg|_{V_{cs} = 3.5V} = \frac{1}{(10^{-4}) \left(\frac{1}{1} \right) (3.5 - 1)} = 4 K \Omega
$$

 C_{GS} = C_{OX} WL = (2.5fFµ-²)(1µ²) = 2.5fF

Model Relationships V_{GS} $\frac{1}{5}R_{SWp}$ C_{GSp} S $G \longrightarrow$ D

Determine R_{SW} and C_{GS} for an p-channel MOSFET from square-law model in the 0.5u ON CMOS process if L=1u, W=1u

(μ_pC_{OX}=33μAV⁻²,μ_nC_{OX}=100μAV⁻², C_{OX}=2.5fFu⁻²,V_{T0}=1V, V_{DD}=3.5V, V_{SS}=0) Observe μ_n \ μ_p ≈3

$$
-I_{_{D}} = \begin{cases} 0 & V_{_{\mathrm{GS}} \geq V_{_{T}}} \\ \mu C_{_{\mathrm{OX}}} \frac{W}{L} \bigg(V_{_{\mathrm{GS}}} - V_{_{\mathrm{T}}} - \frac{V_{_{\mathrm{DS}}}}{2} \bigg) V_{_{\mathrm{DS}}} & V_{_{\mathrm{GS}} \leq V_{_{\mathrm{T}}} \quad V_{_{\mathrm{DS}}} > V_{_{\mathrm{GS}}} - V_{_{\mathrm{T}}} \\ \\ \mu C_{_{\mathrm{OX}}} \frac{W}{2L} \big(V_{_{\mathrm{GS}}} - V_{_{\mathrm{T}}}\big)^{2} & V_{_{\mathrm{GS}} \leq V_{_{\mathrm{T}}} \quad V_{_{\mathrm{DS}} \leq V_{_{\mathrm{GS}}} - V_{_{\mathrm{T}}} \end{cases}
$$

When SW is on, operation is "deep" triode

Determine R_{SW} and C_{GS} for an p-channel MOSFET from square-law model in a CMOS process if L=1u, W=1u

(μ_pC_{OX}=)_{/3} μ_nC_{OX}, μ_nC_{OX}=100μAV⁻², C_{OX}=2.5fFu⁻²,V_{T0}=1V, V_{DD}=3.5V, V_{SS}=0) 3 Mn \sim OX, Mn \sim OX, TVVI

$$
-I_{D} = \mu_{P} C_{ox} \frac{W}{L} \left(V_{cs} - V_{T} - \frac{V_{DS}}{2} \right) V_{DS} \approx \mu_{P} C_{ox} \frac{W}{L} \left(V_{cs} - V_{T} \right) V_{DS}
$$
\n
$$
R_{so} = \frac{-V_{DS}}{-I_{D}} \bigg|_{V_{GS} = V_{DD}} = \frac{1}{\mu_{P} C_{ox} \frac{W}{L} \left(V_{cs} - V_{T} \right)} \bigg|_{V_{OS} = 3.5V} = \frac{1}{\left(\left(\frac{1}{3} \right) 10^{-4} \right) \left(\frac{1}{1} \right) \left| 3.5 - 1 \right|} = 12 K \Omega
$$

 C_{GS} = C_{OX} WL = (2.5fF μ ⁻²)(1 μ ²) = 2.5fF

Observe the resistance of the p-channel device is approximately 3 times larger than that of the n-channel device for same bias and dimensions !

This is due to the difference in mobility between n-type and p-type materials

Modeling of the MOSFET

Drain

Goal: Obtain a mathematical relationship between the port variables of a device. $\mathbf{I}_{\text{D}} = \mathbf{f}_{1}(\mathbf{V}_{\text{GS}}, \mathbf{V}_{\text{DS}}, \mathbf{V}_{\text{BS}})$ \vert

Small-Signal Model

Goal with small signal model is to predict performance of circuit or device in the vicinity of an operating point

Operating point is often termed Q-point

Small-Signal Model

- **Behaves linearly in the vicinity of the Q-point**
- **Analytical expressions for small signal model will be developed later**

Basic Devices and Device Models

- Resistor
- Diode
- Capacitor
- MOSFET
- BJT

Lets pick up a discussion of another part of the Technology Files before moving to BJT

Technology Files

• Design Rules

- Process Flow (Fabrication Technology)
	- Model Parameters

TABLE 2B.1 Process scenario of major process steps in typical n-well CMOS process^a

Bulk CMOS Process Description

- n-well process
- Single Metal Only Depicted
- Double Poly
- − This type of process dominates what is used for high-volume "lowcost" processing of integrated circuits today
- − Many process variants and specialized processes are used for lowervolume or niche applications
- − Emphasis in this course will be on the electronics associated with the design of integrated electronic circuits in processes targeting highvolume low-cost products where competition based upon price differentiation may be acute
- − Basic electronics concepts, however, are applicable for lower-volume or niche applicaitons

Components Shown

- n-channel MOSFET
- p-channel MOSFET
- Poly Resistor
- Doubly Poly Capacitor

Consider Basic Components **Only**

Well Contacts and Guard Rings Will be Discussed Later

Detailed Description of First Photolithographic Steps Only

- Top View
- Cross-Section View

Poly 1 Mask

Poly II mask

A-A' Section

P-Select Mask – p-diffusion

Note the gate is self aligned !! $B - B'$ Section Note C_{OXn}=C_{OXp} !!

n-Select Mask – n-diffusion

ſ

A-A' Section

B-B' Section

TABLE 2B.1
Process scenario of major process steps in typical n-well CMOS process^a

A-A' Section

B-B' Section

Should discuss Metal 2 mask too and mention why we can't go directly from Metal 2 to active

Should also indicate why, on a multi-metal process that we are restricted from going from one level to another only. Else comments later about what can and can't be done don't make any sense.

Should now know what you can do in this process !!

Can metal connect to active?

Can metal connect to substrate when on top of field oxide?

How can metal be connected to substrate?

Can poly be connected to active under gate?

Can poly be connected to active any place?

Can metal be placed under poly to isolate it from bulk?

Can metal 2 be connected directly to active?

Can metal 2 be connected to metal 1?

Can metal 2 pass under metal 1?

Could a process be created that will result in an answer of YES to most of above?

How we started this course

Thanks for your patience !!

The basic concepts should have now come together

Stay Safe and Stay Healthy !

End of Lecture 18